BIG MEMORY BIG MEMORY

INSTRUCTION SET

Arithr	netic Opera	tions	byles	os perior
ADD	A,source	add source to A	1,2	12
ADD	A,#data	add source to A	2	12
ADDC	A,source	add with carry	1,2	12
ADDC	A,#data	add with carry	2	12
SUBB	A,source	subtract from A with borrow	1,2	12
SUBB	A,#data	with borrow	2	12
INC	Α		1	12
INC	source	increment	1,2	12
INC	DPTR *		1	24
DEC	Α	4	1	12
DEC	source	decrement	1,2	12
MUL	AB	multiply A by B	1	48
DIV	AB	divide A by B	1	48
DΛ	٨	decimal adjust	1	12

DA	Α	decimal adjust	1	12
Data '	byles	OS Perior		
MOV	A,source		1,2	12
MOV	A,#data		2	12
MOV	dest,A	move source to destination	1,2	12
MOV	dest,source	to destination	1,2,3	24
MOV	dest,#data		2,3	12,24
MOV	DPTR,#data16		3	24
MOVO	A,@A+DPTR	move from	1	24
MOVO	A,@A+PC	code memory	1	24
MOVX	A,@Ri		1	24
MOVX	A,@DPTR	move to/from	1	24
MOVX	@Ri,A	data memory	1	24
MOVX	@DPTR,A		1	24
PUSH	direct	push onto stack	2	24
POP	direct	pop from stack	2	24
XCH	A,source	exchange bytes	1,2	12
XCHD	A,@Ri	exchg low digits	1	12

XCHD A,@Ri	exchg low digits	1	12					
Program Branching								
ACALL addr11	call subroutine	2	24					
LCALL addr16	call subroutine	3	24					
RET	return from sub.	1	24					
RETI	return from int.	1	24					
AJMP addr11		2	24					
LJMP addr16]	3	24					
SJMP rel	jump	2	24					
JMP @A+DPTR		1	24					
JZ rel	jump if A = 0	2	24					
JNZ rel	jump if A not 0	2	24					
CJNE A,direct,rel		3	24					
CJNE A,#data,rel	compare and	3	24					
CJNE Rn,#data,rel	jump if not equal	3	24					
CJNE @Ri,#data,re		2	24					
DJNZ Rn,rel	decrement and	2	24					
DJNZ direct, rel	jump ii not zero	3	24					
NOP	no operation	1	12					

Legend						
Rn	register addressing using R0-R7					
direct	8bit internal address (00h-FFh)					
@Ri	indirect addressing using R0 or R1					
source	any of [Rn, direct, @Ri]					
dest	any of [Rn, direct, @Ri]					
#data	8bit constant included in instruction					
#data16	16bit constant included in instruction					
bit	8bit direct address of bit					
rel	signed 8bit offset					
addr11	11bit address in current 2K page					
addr16	16bit address					

* INC DPTR	increments	the 24bit	value Di	PP/DPH/D	PL

Logic	byles	OS periods		
ANL	A,source		1,2	12
ANL	A,#data	logical AND	2	12
ANL	direct,A	logical AND	2	12
ANL	direct,#data		3	24
ORL	A,source		1,2	12
ORL	A,#data	In minut OD	2	12
ORL	direct,A	logical OR	2	12
ORL	direct,#data		3	24
XRL	A,source		1,2	12
XRL	A,#data	IiI VOD	2	12
XRL	direct,A	logical XOR	2	12
XRL	direct,#data		3	24
CLR	Α	clear A to zero	1	12
CPL	Α	complement A	1	12
RL	Α	rotate A left	1	12
RLC	Α	through C	1	12
RR	Α	rotate A right	1	12
RRC	Α	through C	1	12
SWAP	Α	swap nibbles	1	12

Boole	an Variable	Manipulation	byles	OS Perio
CLR	С	clear bit to zero	1	12
CLR	bit	clear bit to zero	2	12
SETB	С	set bit to one	1	12
SETB	bit	set bit to one	2	12
CPL	С		1	12
CPL	bit	complement bit	2	12
ANL	C,bit	AND bit with C	2	24
ANL	C,/bit	NOTbit with C	2	24
ORL	C,bit	OR bit with C	2	24
ORL	C,/bit	NOTbit with C	2	24
MOV	C,bit	move bit to bit	2	12
MOV	bit,C	move bit to bit	2	24
JC	rel	jump if C set	2	24
JNC	rel	jmp if C not set	2	24
JB	bit,rel	jump if bit set	3	24
JNB	bit,rel	jmp if bit not set	3	24
JBC	bit, rel	jmp&clear if set	3	24

ASSEMBLER DIRECTIVES

EQU	define symbol	DW	store word values in program memory
DATA	define internal memory symbol	ORG	set segment location counter
IDATA	define indirect addressing symbol	END	end of assembly source file
XDATA	define external memory symbol	CSEG	select program memory space
BIT	define internal bit memory symbol	XSEG	select external data memory space
CODE	define program memory symbol	DSEG	select internal data memory space
DS	reserve bytes of data memory	ISEG	select indirectly addressed internal
DBIT	reserve bits of bit memory		data memory space
DB	store byte values in program memory	BSEG	select bit addressable memory space

PIN FUNCTIONS MOER CSR 1 56 P1.0 / ADC0 / T2 1 P1.1 / ADC1 / T2EX 8828828288 3 2 P1.2 / ADC2 O ← pin 1 identifier 4 3 P1.3 / ADC3 ADuC832 5 4,5 AVDD ADuC832 6 6,7,8 AGND TOP VIEW 52pin MQFP 7 9 CREF **TOP VIEW** 8 10 VREF (not to scale) 848888888888888 9 11 DAC0 10 12 DAC1 11 13 P1.4 / ADC4 12 14 P1.5 / ADC5 / SS 13 15 P1.6 / ADC6 27 29 SDATA / MOSI 14 16 P1.7 / ADC7 40 43 15 17 RESET 30 P2.0 / A8 / A16 41 44 PSEN 16 18 P3.0 / RxD 29 31 P2.1 / A9 / A17 42 45 ALE 17 19 P3.1 / TxD 30 32 P2.2 / A10 / A18 43 46 P0.0 / AD0 18 20 P3.2 / INTO 31 33 P2.3 / A11 / A19 44 47 P0.1 / AD1 19 21 P3.3/INT1/MISO/PWM1 32 34 XTAL1 (in) 45 48 P0.2 / AD2 20 22 DVDD 33 35 XTAL2 (out) 46 49 P0.3 / AD3 21 23 DGND 34 36 DVDD 47 50 DGND 22 24 P3.4/T0/PWMC PWM0/EXTCLK 35 37,38 DGND 48 51 DVDD 23 25 P3.5 / T1 / CONVST 36 39 P2.4 / A12 / A20 49 52 P0.4 / AD4 24 26 P3.6 / WR 37 40 P2.5 / A13 / A21 50 53 P0.5 / AD5

CODE MEMORY SPACE

38 41 P2.6/A14/A22/PWM0

39 42 P2.7/A15/A23/PWM

54

52 55


P0.6 / AD6

P0.7 / AD7

PRINTED IN U.S.A

25 27 P3.7 / RD

26 28 SCLOCK



INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
ADCI	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I2C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11



ADuC832

MicroConverter® **Quick Reference Guide**

a "Data Acquisition System on a Chip"

the ADuC832 is: ADC: 12bit, 5µs, 8channel, self calibrating 0.5LSB INL & 70dB SNR

DAC: dual, 12bit, 15μs, voltage output 1LSB DNL

Flash/EEPROM: 62K bytes Flash/EE program memory 4K bytes Flash/EE data memory


microcontroller:

industry standard 8052
32 I/O lines, programmable PLL clock
(131KHz to 16.8MHz from 32KHz crystal)

other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports,

voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

REV. 0



www.analog.com/microconverter

BIG MEMORY **BIG MEMORY BIG MEMORY**

DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)

decimal address	HEX address	LOWER RAM											
127	7Fh				۱ "								
		Ger	neral Pui Area	rpose	MSB address							LSB address	
48	30h				MSB addre			(bit add	resses)			LSE	
47	2Fh				7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h	
46	2Eh				77h	76h	75h	74h	73h	72h	71h	70h	
45	2Dh				6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h	
44	2Ch				67h	66h	65h	64h	63h	62h	61h	60h	
43	2Bh	ļ			5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h	
42	2Ah				57h	56h	55h	54h	53h	52h	51h	50h	
41 40	29h 28h	Bit	Address Area	sable	4Fh 47h	4Eh 46h	4Dh 45h	4Ch 44h	4Bh 43h	4Ah 42h	49h 41h	48h 40h	
40 39	28h 27h	ł			3Fh	46h 3Eh	45h 3Dh	3Ch	43h 3Bh	3Ah	41h 39h	40h 38h	
38	2/h 26h	1			3Fn 37h	3En	35h	34h	38h	3An 32h	39h 31h	38h	
37	25h	1			2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h	
36	24h	1			27h	26h	25h	24h	23h	22g	2911 21h	20h	
35	23h	1			1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h	
34	22h	1			17h	16h	15h	14h	13h	12h	11g	10h	
33	21h	1			0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h	
32	20h	1			07h	06h	05h	04h	03h	02h	01h	00h	
31	1Fh	R7											7
30	1Eh	R6	İ										
29	1Dh	R5	Reg									_	
28	1Ch	R4	liste	/		D	ΛTΛ	MEM	ODV	SDA	CF		1
27						U	\sim	IAILLIA		317	UL		1
27	1Bh	R3	Ba			<u> </u>	(re	ad/w	rite a	SPA rea)	<u>IOL</u>		
26	1Bh 1Ah	R3 R2	r Bank 3			<u> </u>	(re	ad/w	rite a	rea)	<u>IOL</u>		
		_	Register Bank 3			<u> </u>	(re	ad/w	rite a				
26	1Ah	R2	r Bank 3	3FI	Fh	page 102	_	ead/w	rite a	rea)			
26 25	1Ah 19h	R2 R1	r Bank 3	3FI	Fh € (F		_	ead/w	rite a				~
26 25 24 23 22	1Ah 19h 18h 17h 16h	R2 R1 R0 R7 R6		3FI	*	page 102	23)=	ead/w	rite a				~
26 25 24 23 22 21	1Ah 19h 18h 17h 16h 15h	R2 R1 R0 R7 R6 R5		3FI	*	page 102	23) = ~~ es	ad/w	rite a				~
26 25 24 23 22 21 20	1Ah 19h 18h 17h 16h 15h 14h	R2 R1 R0 R7 R6 R5 R4		3FI	≈ (1	age 102 4K byte K page data	23) = ~ ~ es es)	ead/w	rite a				~
26 25 24 23 22 21 20	1Ah 19h 18h 17h 16h 15h 14h	R2 R1 R0 R7 R6 R5 R4 R3		3FI	(1) F (a)	Page 102 4K byte K page data Flash/E	23) = 23	ead/w	rite a				~
26 25 24 23 22 21 20 19	1Ah 19h 18h 17h 16h 15h 14h 13h	R2 R1 R0 R7 R6 R5 R4 R3 R2	r Bank 3 Register Bank 2	3FI	(1) F (a)	age 102 4K byte K page data Flash/E	es es)	ead/w	rite a				~
26 25 24 23 22 21 20 19 18	1Ah 19h 18h 17h 16h 15h 14h 13h 12h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1		3FI	(1) F (a)	Page 102 4K byte K page data Flash/E	es es)	ead/w	rite a				~
26 25 24 23 22 21 20 19 18 17	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1			(1 F (a	AK byte K page data Flash/E ccessil through	es ses) EE ble)	rite a				~
26 25 24 23 22 21 20 19 18 17 16	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0		3FI	(1 F (a	age 102 4K byte K page data Flash/E	es ses) EE ble)					~
26 25 24 23 22 21 20 19 18 17 16 15	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7	Register Bank 2		(1 F (a	AK byte K page data Flash/E ccessil through	es ses) EE ble)					~
26 25 24 23 22 21 20 19 18 17 16 15 14	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6	Register Bank 2	000	(1) (1) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	AK byte K page data Flash/E ccessil through	es ses) EE ble)	FFh	FFFF	FFh		~
26 25 24 23 22 21 20 19 18 17 16 15 14 13	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5	Register Bank 2		(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	AK byte K page data Flash/Eccessi through SFRs)	23) =	7	FFh		FFh	; ; ; ; ; ; ;	~ ~ 0=0
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3	Register Bank 2	000	(1 F (a 12 upp	age 102 4K bytes K page data Flash/E ccessil throug SFRs) page 0	es e	7 SFRs direct	FFh C	FFFFF FFG832	FFh 0=1	externa	
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5		000	(1) (a) (a) (b) (a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	page 102 4K bytes K page data Flash/E ccessi through SFRs page 0 8 bytes er RAI ndirect fressin	es es es)	7 SFRs direct	FFh C	FFFFF	FFh 0=1 0		al
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1	Register Bank 2	000	(1) (a) (a) (b) (a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	page 102 4K bytes K page data Tlash/E ccessil througl SFRs) page 0	es es es)	7 SFRs direct	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFFh	externa data memor	al Y
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R7 R6 R7 R6 R7 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1	Register Bank 2	000	(1) (1) (a) (b) (b) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	Page 0 8 bytes RAdirection (All Controls)	≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ × × × × × × × × × × ×	7 SFRs direct	FFh C	FFFFF CFG832	FFh R	externa data	al y es
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Ch 0Bh 0Ah 09h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R7 R6 R7 R6 R7 R6 R7 R7 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8	Register Bank 2	000	(1) 12 upp (ir add	AK bytes page 0 8 bytes page 0 8 bytes er RAl	≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ × × × × × × × × × × ×	7 SFRs direct	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memor (16M byt	al y es
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 10h 0Fh 0Ch 0Bh 0Ah 09h 08h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7	Register Bank 2 Register Bank 1	000	(dirical and a control of the contro	4K bytes Rage 102 4K bytes Rage 0 8 bytes Page 0 8 bytes Page 7 8 bytes Randirect Page 102 8 bytes Page 102	(in the second s	7 SFRs direct	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memor (16M byt	al y es
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 10h 0Fh 0Ch 0Bh 0Ah 09h 08h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R7 R6 R7 R6 R7 R6 R7 R7 R6 R7 R7 R7 R6 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7	Register Bank 2 Register Bank 1	000	(1) 12 12 upp (ii adcided additional additio	AK bytes (in the second s	7 SFRs diffrect dressing only)	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memor (16M byt	al y es	
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	1Ah 19h 18h 17h 16h 15h 14h 12h 11h 10h 0Fh 0Ch 0Bh 0Ah 09h 08h 07h 06h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R7 R6 R6 R7 R6 R7 R6 R7 R7 R6 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7	Register Bank 2 Register Bank 1	00l	(1) 12 12 upp (ii adcided additional additio	4K bytes Rage 102 4K bytes Rage 0 8 bytes Page 0 8 bytes Page 7 8 bytes Randirect Page 102 8 bytes Page 102	(in the second s	7 SFRs diffrect dressing only)	FFh &	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memor (16M byt	al y es
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Ch 0Bh 0Ah 0Ah 09h 06h 07h 06h 07h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R5 R7 R6 R7 R6 R7 R6 R7 R7 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8	Register Bank 2 Register Bank 1	00l	(1) 12 12 upp (ii adcided additional additio	4K bytes Rage 102 4K bytes Rage 0 8 bytes Page 0 8 bytes Page 7 8 bytes Randirect Page 102 8 bytes Page 102	(in the second s	7 SFRs diffrect dressing only)	FFh &	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memor (16M byt	al y es
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 8 7 6 5 4 3	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Ch 0Dh 0Ch 0Bh 0Ah 09h 08h 07h 06h 05h 04h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R5 R4 R5 R7 R6 R6 R7 R6 R7 R7 R7 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8	Register Bank 2	00l	(1) 12 12 upp (ii adcided additional additio	4K bytes Rage 102 4K bytes Rage 0 8 bytes Page 0 8 bytes Page 7 8 bytes Randirect Page 102 8 bytes Page 102	(in the second s	7 SFRs diffrect dressing only)	FFh &	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memor (16M byt	al y es

lower RAM

SFR details

SFR MAP & RESET VALUES

(reserved)	SPIDAT F7h 00h	ADCCON1 EFh 00h	(reserved)	PSMCON DFh DEh	PLLCON D7h 53h	(reserved)	EADRH C7h 00h	EDATA4 BFh 00h	SPH B7h 00h	CFG832 AFh 00h	DPCON A7h 00h	(not used)	(not used)	(reserved)	PCON 87h 00h
(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(pesn tou)	PWMCON AEh 00h	INTVAL A6h 00h	T3CON 9Eh 00h	(pesn tou)	(reserved)	(reserved)
IH DACCON 00h FDh 04h	ADCCON3 F5h 00h	(reserved)	(reserved)	(reserved)	(reserved)	TH2 00h CDh 00h	(reserved)	EDATA2 BDh 00h	(pesn tou)	(reserved)	HOUR 00h A5h 00h	T3FD 9Dh 00h	(pesn tou)	TH1 8Dh 00h	(reserved)
DAC FGh	ADCGAINH F4h *00h	(reserved)	(reserved)	(reserved)	DMAP D4h 00h	ברר ככh	(reserved)	EDATA1 BCh 00h	PWM1H B4h 00h	(reserved)	MIN A4h	(not used)	(not used)	TH0 8Ch 00h	DPP 84h 00h
00h FBh 00h	ADCGAINL F3h *00h	(reserved)	(reserved)	(reserved)	DMAH D3h 00h	RCAP2H CBh 00h	(reserved)	(reserved)	PWM1L B3h 00h	(reserved)	SEC A3h 00h	I2CADD 9Bh 55h	(pesn tou)	TL1 8Bh 00h	. DPH .00h 83h .00h
DACOH 00h FAh 00h	ADCOFSH F2h *20h	(reserved)	(reserved)	ADCCON2 ADCDATAL ADCDATAH D8h 00h D9h 00h DAh 00h	DMAL D2h 00h	RCAP2L CAh 00h	CHIPID C2h 2Xh	(beviesen)	PWM0H B2h 00h	(beviesen)	HTHSEC A2h 00h	I2CDAT 9Ah 00h	(pesn tou)	TL0 8Ah 00h	DPL 07h 82h 00h
DAC F9h	ADCOFSL F1h *00h	(reserved)	(reserved)	ADCDATAL D9h 00h	(reserved)	(reserved)	(reserved)	ECON B9h 00h	PWM0L B1h 00h	IEIP2 A9h A0h	TIMECON FFh A1h 00h	SBUF 99h 00h	(pesn tou)	TMOD 89h 00h	SP
SPICON F8h 04h	B F0h 00h	I2CCON E8h 00h	ACC E0h 00h	ADCCON2 D8h 00h	PSW D0h 00h	T2CON C8h 00h	WDCON C0h 10h	IP B8h 00h	P3 B0h FFh	IE A8h 00h	P2 A0h FFh	SCON 98h 00h	P1 90h FFh	TCON 88h 00h	P0 80h FFh 81h
$\sqrt{}$	$\overline{\lambda}$			\overline{A}	\overline{A}	$\overline{\lambda}$	$\overline{\lambda}$							\overline{A}	\overline{A}
SPR0 F8h 0	0 F0h 0	(12CI 0 E8h 0	0 E0h 0	0 D8h 0	0 DOh 0	CAP2	WDWR 0 coh 0	PX0 0 B8h 0	1 BOh 1	EX0 0 A8h 0	A0h 1	98h 0	T2	0 88h 0	1 80h
SPR1 F9h 0	f.	12CT)	뜌	CS1	E 40	CNT2	WDE C1h 0	PT0 899	X #8	A9h A9h	A1h	F 466	12EX	89h 89h	1 81h
CPHA FAh 1	F2h 0	I2CRS EAh 0	E2h 0	CS2 DAh 0	0V	TR2	WDS C2h 0	PX1 BAh 0	INT0 BZh 1	AAh 0	A2h 1	RB8	92h 1	171 8Ah 0	
CPOL FBh 0 F	F3h 0 F	I2CM EBh 0 E	E3h 0 E	CS3 DBh 0	RS0	EXEN2 CBh 0	WDIR C3h 0	PT1 BBh 0 B	B3h 1	ET1	A3h 1	TB8 0 9	93h 1	E1 0 8	1 83h 1 82h
SPIM FCh 0	F4h 0	MDI ECh 0	E4h 0	SCONV DG 0	RS1 D4h 0	оср. ССР. ССР.	PRE0 C4h 1	PS BCh 0	T0	ES ACh 0	1 A4h 1	REN 9Ch 0	94h 1	TR0 8Ch 0	
SPE FDh 0	F5h 0	MCO EDh 0	E5h 0	CCONV 0 DDh 0	F0	F2 RCLK	PRE1 C5h 0	PT2 BDh 0	11 BSh 1	ET2 ADh 0	A5h 1	SM2 9Dh 0	95h 1	TF0 8Dh 0	1 85h 1 84h
WCOL FEh 0	F6h 0	MDE EEh 0	E6h 0	DMA DEh 0	AC Deh 0	TF2 EXF2 CFh 0	PRE2 ceh 0	PADC BEh 0	WR 1	EADC AEh 0	A6h 1	SM1	96h 1	TR1 0	1 86h 1
FFh 0	F7h 0	MDO EFh 0	E7h 0	ADCI DFh 0	C Υ 0	TF2	PRE3 C7h 0	PSI BFh 0	RD 1	EA 0	A7h 1	SM0 9Fh 0	97h 1	TF1 8Fh 0	87h 1

these bits are contained in this byte

SPICON

mnemonic SPR1 SPR0

calibration coefficients are preconfigured at power-up to factory calibrated values

BIG MEMORY BIG MEMORY	BIG MEMORY BIG MEMOR
	CRIPTIONS
ADCCON1 ADC Control register #1 ADCCON17 ADC mode (0°edf, 1°eo) **son-chip vtef) ADCCON16 **son-chip vtef) ADCCON16 **son-chip vtef) ADCCON16 **son-chip vtef) ADCCON17 **son-chip vtef) ADCCON18 **son-chip vtef) ADCCON18 **son-chip vtef) ADCCON19 **son	CFG83.2 ADuC832 Configuration Register CFG832.4 Centended stack-pointer enable (0+disable) CFG832.5 CFG832.4 CFG832.4 (this bit must contain 0) CFG832.2 (this bit must contain 0) CFG832.0 (this bit must contain 0) CFG832.0 (this bit must contain 0) CFG832.0 (this bit must contain 0) TFG832.0 (th
constructions conversion feature by security of the construction o	PRED 3-Sereserved witchdog interrupt response bit witchdog interrupt response bit witchdog interrupt response bit witchdog interrupt response bit witchdog w
ADC Data registers	SPH Stack Pointer High byte
DMAP,DMAH,DMAL DMA address pointer ADCGAINH ADC Gain ADCOFSH ADCOFSL Calibration coefficients ADCOFSL Calibration coefficients	IE
DACCON DAC Control register	EIP2.6 priority of TII interrupt (time interval)
DACOH, DACOL DACO data registers PLLCON PLL Control register PLLCONT PLLCONT PLLCON PLL Control register control bit (0eXTAL on) PLLCON PLL Cook inclinator fing (0ext of lock) PLLCON (this bit must contain zero) (this bit must contain zero)	Fig. priority of ISPI/IZCI (serial interface interrupt) PADC protingly of ADC (ADC interrupt) PT2 priority of ADC (ADC interrupt) PS priority of TE7/EXF2 (Timez overflow interrupt) PS priority of RITI (settial port interrupt) PX priority of IE1 (external interrupt 1) PX priority of IE1 (external interrupt 1) PX priority of IE1 (external interrupt 0) PMOD PX priority of IE1 (external interrupt 0) PX px px px px px px px p
PLLCON.1 fcore = 16,777,216Hz / 2 ^{CD} TIMECON Time Interval Counter Control Register	TMOD.1/.5 timer mode selecton bits TMOD.0/.4 [13bitT, 16bitT/C, 8bitT/Creload, 2x8bitT] (upper nibble = Timer1, lower nibble = Timer0)
TIMECON 5 (this bit must contain 1) TIMECON 5 INTNAL immediase select bits TIMECON 5 INTNAL immediase select bits TIMECON 5 (Table see, seconds, minutes bit (Orelcoed Restart) TIMECON 5 (the first selection of the first selection	TF1
HTHSEC TIC Elapsed 128th Second Register TIC Elapsed Seconds Register TIC Elapsed Minutes Register	TH1,TL1 Timer1 registers T2CON Timer2 Control register
HOUR TIC Elapsed Hours Register ECON Data Flash/EE comand register 101 READ page 82h PEOGRAM byte 02h PROGRAM page 6th EXT ULOAD mode 04h VERIFY page 6th EXT ULOAD mode 05h ERASE page (all others reserved) 05h ERASE page	TF2 overflow flag EXF2 overflow flag EXF2 external flag RCLK receive clock enable (0=Timer1 used for RxD dk) TCLK, transmit clock enable (0=Timer1 used for TxD dk) EXERV2 external enable (0=ignore TzEX, T=capirid on TZEX, TCMT2 timer/counter select (0=imer, 1=counter) CAP2 capture/reload select (0=imer, 1=capture) TH2,TLC Timer2 register
EADRH,EADRL Data Flash/EE address registers EDATA1,EDATA2,EDATA3,EDATA4	RCAP2H,RCAP2L Timer2 Reload/Capture
Data Flash/EE data registers SPICON SPI Control register	P0 Port0 register (also A0-A7 & D0-D7) P1 Port1 register (analog & digital inputs)
ISPI SPI inturrupt (set at end of SPI transfer) WCOL write collision error flag SPE SPI enable (0=12C enable, 1=SPI enable) SPIM master mode select (0=slave)	P1 Port1 register (analog & digital inputs) T2EX timer/counter 2 capture/reload trigger T2 timer/counter 2 external input P2 Port2 register (also A8-A15 & A16-A23)
SPRO SPI Data register SPIDAT SPI Data register I2CCON I2C Control register	P3 Port3 register RD weternal data memory read strobe external data memory wite strobe to the merit of the strobe to the strong to the strobe to the strong
MDO master mode SDATA output bit MDE master mode SDATA output enable (0=disable) MDE master mode SDATA output enable (0=disable) MDI master mode SDATA input bit MDI master mode SDATA output bit MDI master mode SDATA input bit MDI mode SDATA input b	TxD
I2CDAT I2C Data register	REN receive enable control bit TBs in modes 28.3, 9th bit transmitted RBs in modes 28.3, 9th bit received tit arransmit interrupt flag RI receive interrupt flag SBUF Serial port Buffer register
PWMCON.4 5-edual/8bit. 6-dual/16bit.7z, 7=(reserved]] PVMCON.3 PVM dock divide bits PVMCON.2 PVM dock divide bits PVMCON.1 PVM dock source bits [1=fextual.5, 2=fextual., pVMCON.0 3=10 ext.int.rate, 4=fexco(16.777MHz)] PVMOH.PVMOL PVMO data registers PVMTH,PVMTL PVMT data registers	PCON Power Control register PCON.7 double baud rate control PCON.3 dat. Edisable (Ponormal 1 eforces ALE high) PCON.3 general purpose flag PCON.9 peneral purpose flag PCON.9 power-down control bit (recoverable with hard reset) PCON.0 ide-mode control (recoverable with enabled interrupt)
DPCON DPCON8 data pointer auto-toggie enable (0~disable) DPCON.5 DPCON.6 ppcON.4 ppcON	PSW Program Status Word CY carry flag AC auxiliary carry flag FG general purpose flag 0 RS1 register bank select control bits RS0 active register bank = (0,1,2,3) F1 general purpose flag 1 P parity of ACC
T3CON.7 Timer 3 Control register T3CON.7 T3CON.2 Timer 3 baud rate enable (0 edisable) T3CON.2 T3CON.1 DIV = log[Fcoxes/(32 baudrate)] / log2 T3CON.0 (conded down)	DPP Data Pointer Page DPH,DPL (DPTR) Data Pointer ACC Accumulator
T3FD Timer 3 Fractional Divider register T3FD = (2·F _{CORE}) / (baudrate·2 ^{DIV}) - 64	B auxiliary math register